Static Routing Jobs Jobs - Find the most exclusive Static Routing Jobs in India

Refer

Apply

Static Timing Analysis Jobs

Job Title : Static Timing Analysis Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Pune, Chennai, Hyderabad Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Static Timing Analysis Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Static Timing Analysis Jobs

Job Title : Static Timing Analysis Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Pune, Chennai, Hyderabad Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Static Timing Analysis Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Static Timing Analysis Jobs

Job Title : Static Timing Analysis Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Pune, Chennai, Hyderabad Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Static Timing Analysis Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Static Timing Analysis Jobs

Job Title : Static Timing Analysis Engineer Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Pune, Chennai, Hyderabad Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, Synthesis and...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Static Timing Analysis Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Ahmedabad (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Placement and Routing Jobs

Job Title : Placement and Routing Engineer Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Pune, Chennai, Hyderabad Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, Synthesis and...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Placement and Routing Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Chennai (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Physical Design, RTL Design, DFT, Design For Testability, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, Physical Design Professionals, San Jose San Diego

Verification Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Mar-29 06:01 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

US Jobs for Physical Design Engineers

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

US Offer for Physical Design Engineers

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

Direct US opportunity for Physical Design Engineers

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa sponsorship for Physical Design Engineers

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa offer for Physical Design Professionals

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa offer for Physical Design Professionals

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

Onsite Hiring for Physical Design Engineers

System Verilog Jobs JD Positions : Exist at all levels Experience: 3-8 Years Location : San Jose/San Deigo (CA) Skills : System verilog, Vera, OVM, VMM, UVM Mail your CV to priyank.srivastava@roljobs.com with the following details current ctc : expected ctc : Notice Period: Location Preferred:...

Updated: 2012-Apr-30 03:45 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa offer for Physical Design Professionals

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa offer for Physical Design Professionals

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

US Jobs for Physical Design Engineers

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

Direct US opportunity for Physical Design Engineers

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

H1 Visa sponsorship for Physical Design Engineers

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

US Offer for Physical Design Engineers

VLSI Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 06:17 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

US Offer for Physical Design Engineers

Verification Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Apr-04 12:41 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

	0 Functional Areas selected select all \| select none \| close
Location :	Experience :	Search