SOC CONCEPT Jobs Jobs - Find the most exclusive SOC CONCEPT Jobs in India

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Apr-16 04:08 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

Soc Prototyping jobs in Pune

Job Description Design and coding using VHDL FPGA prototyping which may require partitioning the core on two or more FPGAs. FPGA simulation and verification Exposure to a range of FPGA design tools (preferably Synopsys Certify and Synplify, Xilinx ISE) Multi-FPGA design partitioning Experience of...

Updated: 2012-Mar-20 05:49 PM

Industry: SemiconductorsRole: Soc Prototyping

Experience Level: 2.0 to 5.0 yrsLocation: Pune (India)

Keywords: Soc Prototyping FPGA "Synopsys Certify" Synplify "Xilinx ISE" Verilog VHDL FPGA PCI "PCI Express" "PCI-E" “FPGA prototype” “FPGA Prototyping” “ASIC Prototyping” “Soc Prototyping”

View Job

Refer

Apply

SoC verification jobs in Bangalore

Functional Verification Engineer jobs in Bangalore. Mail your CV to shradha@roljobs.com Designation : Functional Verification Engineer Location : Bangalore, Hyderabad, US Qualification : BE/ME/BTECH/MTECH Experience : 3 - 8yrs Job Description • Proficiency in one or more HVL's a must (System...

Updated: 2012-May-08 05:03 PM

Industry: IT ServicesRole: Verification Engineer

Experience Level: 3.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: SoC Verilog

View Job

Refer

Apply

SOC Verification Engineer

Role:SOC Verification Engineer Years of Experience: 3 -7 Years Job Location: Bangalore or Hyderabad Job Description : In this position, the individual will be responsible for Verification sign-off of various SoC. Will be responsible for Verification Environment Architecture and Methodologies....

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: SOC Verification Engineer

Experience Level: 3.0 to 7.0 yrsLocation: Bangalore (India)

Keywords: "SOC" "Verilog"

View Job

Refer

Apply

SOC Verification Engineer jobs in Bangalore

Job Description: Full Chip verification of a SOC. Start to End Responsibility for verification of a “standard PHY based Interface module” or a “ASIC module”. Start to End Responsibility for verification of a block .

Updated: 2012-Apr-28 01:01 AM

Industry: SemiconductorRole: SOC Verification Engineer

Experience Level: 3.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: "SOC" Verilog

View Job

Refer

Apply

Senior ASIC/SoC Design Engineer (Front end) Jobs in Chennai

Senior ASIC/SoC Design Engineer (Front end) openings with Product based MNC in Chennai Senior Design Engineer, Design Engineer (Front end) Responsibilities Work with digital designer and verification engineers to design and test digital blocks and interface modules. Writing of verification...

Updated: 2012-May-23 05:05 PM

Industry: IT ProductsRole: Senior Design Engineer, Design Engineer (Front end)

Experience Level: 5.0 to 9.0 yrsLocation: (India)

Keywords: ASIC SOC

View Job

Refer

Apply

SOC Verification Engineer jobs opportunity with a US based MNC @ Bangalore

Job Details:- Role: SOC Verification Engineer Years of Experience: 3-8 Years Qualification: BE/ME/BTECH/MTECH Job Location: Bangalore

Updated: 2012-May-02 08:52 AM

Industry: SemiconductorRole: SOC Verification Engineer

Experience Level: 3.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: "SOC" Verilog

View Job

Refer

Apply

SoC Encounter Users in USA

Updated: 2012-Apr-04 11:12 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 5.0 to 8.0 yrsLocation: Sanjose (USA)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

SoC Encounter Users in Hyderabad

Updated: 2012-Apr-04 11:12 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 1.0 to 2.0 yrsLocation: Hyderabad (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

SoC Encounter Users in Bangalore

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 1.0 to 2.0 yrsLocation: Bangalore (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

Vacancy SoC Encounter Users

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 8.0 to 9.0 yrsLocation: Hyderabad (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

Jobs SoC Encounter Users

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 8.0 to 9.0 yrsLocation: Hyderabad (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

Vacancy SoC Encounter Users

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 7.0 to 8.0 yrsLocation: Hyderabad (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

Jobs SoC Encounter Users

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 7.0 to 8.0 yrsLocation: Hyderabad (India)

Keywords: “SoC Encounter” “magma Talus” “IC compiler”

View Job

Refer

Apply

Vacancy SoC Encounter Users

Updated: 2012-Apr-04 11:11 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 6.0 to 7.0 yrsLocation: Hyderabad (India)

	0 Functional Areas selected select all \| select none \| close
Location :	Experience :	Search