Physical Compiler Jobs Jobs - Find the most exclusive Physical Compiler Jobs in India

Refer

Apply

Physical Design, RTL Design, DFT, Design For Testability, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, Physical Design Professionals, San Jose San Diego

Verification Professionals Jobs JD Positions : Physical Design Professionals Experience: 3 -8 Years Location : San Jose / San Deigo (US) Skills :synthesis and STA, Static timing analysis,Synopsys ICC, ASIC Implementation, P&R, Cadence encounter, RTL to GDS, RTL to GDSII. Mail your CV to...

Updated: 2012-Mar-29 06:01 PM

Industry: SemiconductorRole: Physical Design Professionals

Experience Level: 3.0 to 8.0 yrsLocation: San Jose San Diego (US)

Keywords: Physical Design RTL Design DFT Design For Testability ASIC Backend SOC encounter Magma Talus IC Compiler floor planning PnR Placement and routing synthesis and STA Static timing analysis Synopsys ICC ASIC Implementation P&R Cadence encounter RTL to GDS RTL to GDSII.

View Job

Refer

Apply

Physical design Engineer in Bangalore

Description of the Job Profile: -6-8 Years of experience in doing hands on physical design -Preferred Synopsys ICC, Magma Talus on at least four project. -Strong fundamentals on Physical design including Floorplan, power grid analysis, placement, cts, routing, DRC-LVS closure, timing closure,...

Updated: 2012-Apr-13 04:12 PM

Industry: SemiconductorRole: Physical design openings with US based MNC in Bangalore

Experience Level: 6.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: Physical design SOC encounter backend design IC compiler

View Job

Refer

Apply

ASIC Physical Design Manager Jobs in Hyderabad (Salary upto 35 Lakhs)

Job Description:- • ·8-15+ years of experience, should be able to manage a team of 10+ physical design engineers with expertise on Partitioning, IO ring preparation, Floorplanning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis, IR drop analysis,...

Updated: 2012-May-12 10:42 AM

Industry: SemiconductorRole: ASIC Physical Design Managers

Experience Level: 8.0 to 15.0 yrsLocation: Hyderabad (India)

Keywords: "Physical Design""IC Compiler""Magma Talus""SoC Encounter"

View Job

Refer

Apply

Physical Design Engineer / Lead Jobs in Hyderabad (Salary upto 30 Lakhs)

Job Description:- • Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm). • Expertise in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter • Work on all aspects of physical design including synthesis, floor planning, place and route,...

Updated: 2012-May-12 10:39 AM

Industry: SemiconductorRole: Physical Design Engineer / Lead

Experience Level: 2.0 to 8.0 yrsLocation: Hyderabad (India)

Keywords: "Physical Design""IC Compiler""Magma Talus""SoC Encounter"

View Job

Refer

Apply

Physical Design Engineer / Lead Jobs in Bangalore(Salary upto 30 Lakhs)

Job Description:- • Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm). • Expertise in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter • Work on all aspects of physical design including synthesis, floor planning, place and route,...

Updated: 2012-May-12 10:36 AM

Industry: SemiconductorRole: Physical Design Engineer / Lead

Experience Level: 2.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: "Physical Design""IC Compiler""Magma Talus""SoC Encounter"

View Job

Refer

Apply

Physical Design Engineers Bangalore

Skills : Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm) · Work on all aspects of physical design including synthesis, floor planning, place and route, clock distribution, IP integration, extraction, timing closure, power and signal...

Updated: 2012-Mar-19 05:06 PM

Industry: SemiconductorRole: "Physical Design"

Experience Level: 2.0 to 7.0 yrsLocation: (India)

Keywords: "Physical design" "SoC Encounter" "IC Compiler" "Magma talus""floor planning"

View Job

Refer

Apply

Physical Design Manager Jobs

Physical Design Manager Physical design tool experience in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter Physical Design scripting using Tcl or Perl

Updated: 2012-Mar-14 04:09 PM

Industry: SemiconductorRole: "Physical Design Manager"

Experience Level: 8.0 to 13.0 yrsLocation: Bangalore (India)

Keywords: "Physical design" "SoC Encounter" "IC Compiler" "Magma talus""floor planning"

View Job

Refer

Apply

USA Jobs Physical Design Engineers

Physical Design Engineer Physical design tool experience in Synopsys IC Compiler / Magma Talus / Cadence SoC Encounter Physical Design scripting using Tcl or Perl

Updated: 2012-Apr-23 09:47 AM

Industry: SemiconductorRole: "Physical Design"

Experience Level: 3.0 to 7.0 yrsLocation: (India)

Keywords: "Physical design" "SoC Encounter" "IC Compiler" "Magma talus""floor planning"

View Job

Refer

Apply

ASIC Physical Design Engineers oppotunity in Bangalore

Skills Required: Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm) · Work on all aspects of physical design including synthesis, floor planning, place and route, clock distribution, IP integration, extraction, timing closure, power and...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: "Physical Design"

Experience Level: 3.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: "Physical design" "SoC Encounter" "IC Compiler" "Magma talus""floor planning"

View Job

Refer

Apply

ASIC Physical Design Manager Jobs in Bangalore (Salary upto 35 Lakhs)

Job Description:- • 8-15+ years of experience, should be able to manage a team of 10+ physical design engineers with expertise on Partitioning, IO ring preparation, Floorplanning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis, IR drop analysis,...

Updated: 2012-May-12 12:55 PM

Industry: SemiconductorRole: ASIC Physical Design Managers

Experience Level: 8.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: "Physical Design""IC Compiler""Magma Talus""SoC Encounter""IO Ring""Floorplanning

View Job

Refer

Apply

IC Compiler Jobs

Job Title : IC Compiler Engineer Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Hyderabad Pune, Chennai Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: IC Compiler Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Ahmedabad (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

IC Compiler Jobs

Job Title : IC Compiler Engineer Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Hyderabad Pune, Chennai Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: IC Compiler Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Ahmedabad (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

IC Compiler Jobs

Job Title : IC Compiler Engineer Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Hyderabad Pune, Chennai Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: IC Compiler Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Ahmedabad (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

$$$$ : Job : Physical Design Enginner with a start up Semiconductor Company @ Bangalore Email your CV to preetha@roljobs.com

Position : Physical design engineer (Design Engineer / Sr Design Engineer / Lead Engineer) E xpertise in implementation TOP LEVEL / COMPLEX BLOCK LEVEL of multimillion gate SoC designs Block level timing closure NTL- GDS Top level – Floorplan , power plan, IO plan, NTL-GDS flat Hierarchical...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Physical Design Engineer : (Design Engineer / Sr Design Engineer / Lead Engineer)

Experience Level: 3.0 to 10.0 yrsLocation: (India)

Keywords: "Physical Design" "SoC encounter" "IC compiler" "45nm" "65nm" "90nm"

View Job

Refer

Apply

Hiring Physical design professionals -US based MNC in Bangalore

· Implementation of multimillion gate SoC designs in cutting edge process technologies (28nm, 45nm 65nm) · Work on all aspects of physical design including synthesis, floor planning, place and route, clock distribution, IP integration, extraction, timing closure, power and signal integrity...

Updated: 2012-May-05 11:16 AM

Industry: SemiconductorRole: Hiring Physical design professionals -US based MNC in Bangalore

Experience Level: 2.0 to 7.0 yrsLocation: Bangalore (India)

Keywords: Physical design SOC encounter backend design IC compiler placement & routing netlist to GDS

View Job

Refer

Apply

Physical design professionals required-US based MNC

Detailed Description of the Job Profile: 6-7 Yr of experience in doing hands on physical design Preferred Synopsys ICC, Magma Talus on at least four project. Strong fundamentals on Physical design including Floor plan, power grid analysis, placement, cts, routing, DRC-LVS closure, timing...

Updated: 2012-Apr-21 01:10 PM

Industry: SemiconductorRole: Physical design professionals required-US based MNC

Experience Level: 6.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: physical design SOC encounter backend design IC compiler Placement and routing Netlist to GDS

View Job

Refer

Apply

Physical Design Engineers Jobs openings in Bangalore/Noida/Hyderabad

Skills Required:- Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis IR drop analysis, Physical verification, Signal Integrity, Low Power design.

Updated: 2012-Apr-21 10:41 AM

Industry: SemiconductorRole: Physical design Engineer

Experience Level: 2.0 to 15.0 yrsLocation: Bangalore Noida,Hyderabad ,Vizag (India)

Keywords: Physical design SOC encounter backend design IC compiler placement & routing timing analysis

View Job

Refer

Apply

Physical design professionals required- US Based MNC

Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis IR drop analysis, Physical verification, Signal Integrity, Low Power design.

Updated: 2012-Apr-19 06:25 PM

Industry: SemiconductorRole: Physical design

Experience Level: 2.0 to 14.0 yrsLocation: Bangalore Noida,Hyderabad (India)

Keywords: Physical design SOC encounter backend design IC compiler placement & routing timing analysis

View Job

Refer

Apply

Physical Design Jobs

Job Title : Physical Design Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Hyderabad Pune, Chennai Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

View Job

Refer

Apply

Physical Design Jobs

Job Title : Physical Design Experience : 1 - 15 Job Location : Bangalore, Ahmedabad, Hyderabad Pune, Chennai Position exist at all levels. Skills : Physical Design, ASIC Backend, SOC encounter, Magma Talus, IC Compiler, floor planning, PnR, Placement and routing, synthesis and STA, Static timing...

Updated: 2012-Mar-09 01:02 AM

Industry: SemiconductorRole: Physical Design Engineer

Experience Level: 1.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Physical Design IC Compiler SOC encounter ASIC Backend Magma Talus Floor Planning P&R Placement and Routing Synthesis and STA Static Timing Anlysis Cadence encounter RTL to GDS RTL to GDSII

	0 Functional Areas selected select all \| select none \| close
Location :	Experience :	Search